CMOS scaling maintains economic relevance with 5nm SoCs already in high-volume production for 2.5 years and 3nm well into risk production. Modest feature size reduction and design/technology innovations co-optimized primarily for logic scaling continue to offer compelling node-to-node power, performance, area, and cost benefits. In this tutorial, we start with a brief history of transistor... Read more →